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ABSTRACT 
Testing large digital systems is difficult. Throughout the 
literature on 11 design for testability, 11 the existence of diagnostic 
software is assumed. However, developing such software is a signifi-
cant task. A hardware test fixture was developed to assist in the 
development of diagnostic software for a Stromberg-Carlson Corpora-
tion switching system. Two circuit boards were designed, constructed, 
and debugged. 
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INTRODUCTION 
The Stromberg-Carlson Corporation's DCO (digital central office) 
is .a - telephone switching system controlled by redundant call processors 
with a separate maintenance processor (MP) to handle administrative 
functions and error conditions (Stromberg-Carlson Corporation 1976). 
The development of the maintenance software has been a significant task. 
One of the major problems was that there was no reliable method of in-
troducing arbritrary faults into a development system to verify that 
the MP software responded properly. Various attempts at manual fault 
insertion had consistently created more faults than were intended or 
had resulted in unwanted component damage. 
Testing large digital systems in general is a challenging problem 
(Akers 1980). The numerous parts and interconnections provide a large 
number of potential failures which usually makes exhaustive testing 
unfeasible. In order to facilitate testi_ng, digital systems designers 
utilize techniques which allow the system to be partitioned into ·sub-
systems. Each subsystem can be partitioned to whatever degree is neces-
sary to provide an acceptable amount of test capability. 
Partitioning for test generally involves the addition of extra 
circuitry to the basic design in order to increase control. Control 
simply implies the · ability to force a given set of signals to a known 
state (Savir 1983). An increase in control is an increase in the num-
ber of signals that can be controllled. Combinational circuits are 
partitioned by judiciously inserting multiplexers into the circuit or 
utilizing sensitized partitioning (McCluskey and Bozorgui-Nesbat 1981). 
The structured approach to partitioning sequential circuits in-
valves using shift-register latches instead of conventional flip-flops 
(Williams and Parker 1982). Such latches operate as conventional flip-
flops during normal operation but when in the test mode, test vectors 
are entered via a separate serial input. Such circuitry allows control 
of the state variables and can reduce the nature of the problem to that 
of testing a combinational circuit. 
A typical microprocessor system is shown in Figure 1. The figure 
itself reveals the partitioning inherent in a bussed system. Each mod-
ule on the bus can be treated as a subsystem which, ideally, can be 
tested independently of the other modules. 
SYSTEM BUS 
PROCESSOR 
l MEMORY I PARALLEL SERIAL MASS 
1/0 1/0 STORAGE 
Fig. 1. Typical Microprocessor System 
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A block diagram of the DCO maintenance subsystem is shown in Fig-
ure 2. The maintenance bus interface (MBI) provides an interface to 
the maintenance bus (MB) which connects to most of the fault detection 
and diagnostic circuitry. The MBI Simulator (MBIS) was developed as a 
replacement for the MBI during testing to remedy the problem of not be-
ing able to reliably introduce arbritrary faults. The goal of this 
project was to develop a test fixture which could simulate faults in 
a precise, predetermined manner without physically stressing the hard-
ware. 
MAINTENANCE 
PROCESSOR 
SYSTEM SERIAL 
- LINE CONSOLE UNIT 
MEMORY 
FLOPPY FLOPPY 
- DISK DISK CONTROLLER 
MAINTENANCE 
BUS 
INTERFACE 
I 
MAINTENANCE BUS I 
' 
I 
n 1· DEVICE 0 I ... DEVICE 
Fig. 2. DCO Maintenance Subsystem 
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FUNCTIONS OF MBI 
In order to understand how faults can be simulated by re-
placing the MBI with a special test fixture, the normal operations 
of the MBI must be understood. The MBI has two main functions: 
(1) bus translation and (2) interrupt logic. 
The MBI is an interface between the 8641-compatible signals on 
the MP bus and the balanced-differential signals on the maintenance 
bus. Whereas the MP data bus is 16 bits wide, the data path on the 
MB is a more economical 8 bits wide. The address lines on the MB are 
multiplexed with the data lines, hence, there are eight address bits on 
the MB. However, the least significant address bit is forced to zero, 
meaning there are seven unique address bits for addressing devices on 
the MB. The address decoding logic on the MBI interprets any address 
in the range 1640008 to 1643678 (164xxx) on the MP bus to be an access 
of a device on the MB. The protocol on the MB is similar to the Q-bus 
(LSI-11 bus) protocol as specified by Digital Equipment Corporation 
(1980). However, the MB protocol uses the HOLD signal (which has no 
equivalent on the Q-bus) to provide a two-level addressing scheme. 
Accessing an MBI register negates HOLD. The first 164xxx address after 
that asserts HOLD and selects a device on the MB. Further 164xxx ad-
dresses are taken to be addresses of registers on the selected device. 
Thus, HOLD expands the addressing range of the MP. 
4 
Three registers on the MBI are associated with the interrupt 
logic. They are the status register, the mask register, and the 
first-fault register at addresses 1643768, 1643728, and 1643748, re-
spectively. 
The status register is a 12-bit register which contains the 
interrupt request status of devices on the MB. Each bit corresponds 
to a particular device type, although there may be several devices 
of any given type. A logic 1 in a bit of the status register repre-
sents an MB interrupt request and will result in an interrupt request 
to the MP unless the interrupt is masked. 
5 
The mask register is a 12-bit register which is provided to allow 
MP software to selectively inhibit interrupts from MB devices. The MBI 
provides the MP with a fixed vector regardless of which device is caus-
ing the interrupt. 
The first-fault register is used to latch the unmasked MB inter-
rupt request that caused the interrupt request to the MP. This allows 
the MP to service the first error detected in case several errors oc-
curred while it was executing with interrupts disabled or servicing a 
non-MB! interrupt. The first-fault register is written by hardware 
when the request occurs, but the MP also can write (e.g. clear) it. 
The basic philosophy of the MBI simulator is to create conditions 
which appear to be -fault conditions to the MP. There are two different 
I 
kinds of faults which can be created: data errors and bus errors. 
Data errors are caused by altering bits in MBI registers and device 
registers. The MBI registers physically reside on the MBI itself and 
data and control signals to or from devices pass through the MBI. 
Hence, data errors can be simulated at the MBI by intercepting the 
data from the real register and substituting data from a pseudo reg-
ister. A bus error is a bus timeout condition caused by inhibiting 
the selected device's reply. 
6 
BUS CONSIDERATIONS 
The MP is an LSI-11 processor and uses Q-bus protocol to com-
municate with memory and peripherals. Standard Q-bus protocol requires 
devices to reply within 10 microseconds after a DIN or DOUT. However, 
the LSI-11 processors used in the DCO are modified to allow reply to 
be withheld for as long as 55 microseconds. A read cycle is illustra-
ted in Figure 3. The slave device asserts REPLY in response to DIN. 
The bus master negates DIN when REPLY is recognized. The slave then 
negates REPLY followed by the master negating SYNC. However, if the 
slave does not negate REPLY, the master will not negate SYNC and the 
bus cycle will not terminate. Thus, by extending REPLY indefinitely, 
the MP can be placed in a "hold" condition where it will be unable to 
process. 
DALO-DAL21 
SYNC 
DIN 
REPLY 
__ x ADDRESS x_---=D~A_..._T A ____ _...X __ _ 
Fig. 3. Q-bus Read Cycle 
The design of the MBI simulator depends upon the lengthened time-
out and extended REPLY characteristics of the MP. A period of 55 
microseconds is sufficient time for a Z80 microprocessor to process an 
7 
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interrupt. The MBIS hardware is normally set to timeout on all accesses 
to the MBI and all device accesses to the MB. Address matching cir-
cuitry generates an interrupt to the ZBO whenever the MP accesses the 
MBI or an MB device. The interrupt routine determines if a timeout 
fault is being inplemented for that address and enables REPLY if no 
timeout is to be generated. Assuming no timeout, REPLY is asserted but 
not negated. 
The ZBO then can manipulate data in shared (with the MP) data 
registers without contention. Immediate stopping of the MP is necessary 
to properly simulate stuck bit failures. Since the MP and Z80 can both 
manipulate data in simulated registers, it is possible for the MP to 
change a bit which is supposedly stuck. If this occurs, the ZBO must 
restore the bit before the MP can read it back. Thus, the bits will 
appear stuck to the MP under all conditions. At the end of the inter-
rupt handler, the ZBO negates REPLY to allow further MP processing. 
DESCRIPTION OF MBI SIMULATOR 
Overview 
Test scenarios are entered into the MP's memory using an overlay 
program and the system console. When the input is completed, the test 
scenario is coded into an intermediate language and downloaded to the 
MBIS using address 164370S' which is otherwise unused by MP software. 
The MP overlay program is terminated and normal execution is resumed. 
The test language interpreter on the MBIS then begins executing the 
test program until a hardware reset or a new scenario is downloaded. A 
detailed description of the software is beyond the scope of this report. 
A block diagram of the MBI Simulator is shown in Figure 4. The 
microcomputer consists of a ZSOA microprocessor, SK bytes of EPROM, SK 
bytes of RAM (static), a ZSOA-CTC (clock-timer circuit), and I/0 ports. 
The pseudo device registers and programmable comparators are implemented 
wi-th RAM devices and each occupies an 8K byte block in the address 
space, although physically there are only 2K locations for pseudo reg-
isters and 4K locations ·for ·programmable comparator entries. 
Clock-timer Circuit 
The CTC is used to provide a real-time clock interrupt to the ZSO 
and provide vectoring logic for the comparator interrupts. Channel 
I 
three is used for the real-time clock. Channels zero, one, and two are 
9 
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11 
configured as event counters with the down counter programmed to be one. 
Thus, the CTC is used to generate a vectored interrupt on a comparator 
match. 
MBI Registers 
The organization of the MBI registers is shown in Figure 5. The 
register logic necessitated the used of separate input and output data 
busses. The Z80 utilizes buffer registers when transferring data to or 
from an MBI register so that full word transfers are executed even 
though the Z80 has an eight-bit data bus. A separate command register 
is used to enable the register that the Z80 is accessing and also to 
control the direction of the transfer. The actual data transfer itself 
occurs when the Z80 executes an OUT instruction to pseudo-port 97H. 
Address decoding logic detects the dummy port address and generates the 
strobe that clocks data into the appropriate register. 
During simulation, the pseudo status register is enabled and the 
real status register is disabled. The Z80 has both read and write capa-
bility to the pseudo status register so that status faults can be sim-
ulated. Address decoding logic prevents the MP from writing to the 
pseudo status register. 
Pseudo Device Registers 
The pseudo device registers are implemented with a 2K byte RAM. 
The 11 address bits are broken into two fields: a seven-bit address 
field and a four-bit device code field. The seven address bits are the 
seven unique bits applied to the maintenance bus to select a device or 
a register within a device. The remaining four bits come from an I/0 
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13 
port of the microcomputer. One code is required for the state where no 
device is selected which allows 15 codes to correspond to different sim-
ulated devices. Thus, 15 devices can be simulated simultaneously. A 
result of this implementation is that all pseudo registers appear to be 
read-write, whereas real registers may be read-only or write-only. 
Also, there is a separate register for each address in the range of a 
simulated device whereas read devices typically have only a few regis-
ters. As required, these characteristics can be changed via micropro-
cessor software. The pseudo registers provide data to the bus when a 
simulated device is selected, but REPLY comes from the real device. 
Comparators 
The process of creating faults involves the Z80 in MP bus cycles 
which access the MBI or MB device. Two programmable comparators are 
used to detect accesses to or through the MBI. An additional program-
mable comparator can be used to detect a read of any address in the 
MP's range. 
One type of comparator is used to detect addresses in the range 
of 1640008 through 1643768 . A block diagram of the comparator is . shown 
in Figure 6. A 2147-type RAM is used as a programmable logic device. 
This allows a single comparator circuit to generate an active output 
for several input combinations. 
The comparator is either in ' the programming mode or the comparing 
I 
mode. In the programming mode, the multiplexer is configured to allow 
the Z80 to access the comparator RAM. The mux control signal also is 
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used as a qualifier on the RAM ou~put in order to prevent erroneous 
matches during programming. The match detect logic qualifies the out-
put with a 164xxx signal derived from MP bus address decoding and 
latches the output after it becomes stable. A buffer is used to isolate 
the RAM output from the ZBO data bus while comparing. The input signal 
(to the RAM) consists of the seven unique MB address bits plus five de-
vice code bits from an 1/0 port which are controlled by software. A 
latch is used to capture the MB address which caused the match. The 
latch is readable by the ZBO to allow the software to execute different 
functions for different addresses. 
Because of the two-level addressing scheme, any given address in 
the MB! range may be either a device address or a register address. 
This implies that the MB! range comparator be utilized in such a way 
that distinguishes a register address of a non-simulated device from a 
device address of a simulated device. This is accomplished by having 
the MB! range comparator match on all device addresses and having the 
processor set up the device code bits according to whether or not a 
simulated device was selected. Since the comparator RAM is a 4K device, 
there are five device code bits as opposed to the four on the pseudo 
register RAM which provides 16 "extra" codes. One of these codes is 
used to correspond to the selection of a non-simulated device. Further-
more, the comparator is programmed to match on any MB! register address 
so that the processor can reset the device code bits for the mode where 
no device is selected. 
In order to simplify software, two MBI range comparators are 
provided. An active output from either comparator will interrupt the 
Z80. However, one output is also used by the extended-REPLY/timeout 
logic. The other output can be used to provide a "trigger" function 
without causing a timeout or extending REPLY. 
16 
The other type of comparator essentially consists of four modules 
of the type of Figure 5 with the outputs ANDed together. It is used 
for comparing against the full set of address and data lines on the 
MP bus. Each module compares against one field of the input. The in-
put is divided into four fields: low-order address lines, high-order 
address lines, low-order data lines, and high-order data lines. Latches 
are used to capture the input combination whenever the output goes ac-
tive. An active output results in an interrupt being given to the Z80. 
If this comparator is programmed so that only one input combin-
ation causes an active output, the output will always be a true indica-
tion of the comparison. However, if several patterns are being com-
pared, an active output may not indicate a valid match. Asssume that the 
comparator has been programmed to match on two patterns: x3, x2, ·x1, x0 
and y 3, y2, y1, y0 . If the input pattern becomes x3, x2 , x1, Yo then the 
output will become active even though no valid match occurred. Thus, 
software must verify that the pattern that caused a match is a valid 
combination if more than one pattern is being compared. The output is 
qualified with DIN with the intent that this comparator be used for 
detecting instruction fetches. Thus, a fault could be introduced at 
any point in the MP software. 
17 
Bus C9ntro 11 ers 
The circuit of Figure 7 is used to put the MP in the extended-
REPLY ("hold") state whenever required. The Z80 sets STOP in order to 
enable the circuit. When BREPLY is asserted on the MP bus, the loop 
will keep BREPLY asserted even when the selected memory or peripheral 
removes its REPLY. The stop acknowledge (STOP ACK) signal is read-
able (to the Z80) as bit three of port 96H. Since 164xxx is used as a 
qualifier, STOP ACK active implies that the MP is not accessing the 
MBI. 
There are two bus controllers: the MP bus to maintenance bus 
logic and the Z80 bus to maintenance bus logic. Whereas both the MP 
and Z80 could simultaneously attempt to access the MB, access will 
be granted to only one. In order to avoid the simultaneous access 
problem, the Z80 does not access the MB unless the MP is in an 
extended-REPLY state. 
164xxx 
STOP 
STOP ACK 
8641 
MBIS REPLY 
8641 
Fig. 7. Extended-REPLY Logic 
BREPLY 
The state machine shown in Fi~ure 8 is used to implement the MP 
bus to MB logic. The machine is normally in state 0. When an access 
through the MBI occurs, the machine sequences through states 1, 2, 3, 
18 
4, and 5. On a read cycle state 6 is entered, but on a write cycle 
state 7 is entered. When REPLY is provided by the device, the machine 
proceeds to state 8 and asserts REPLY for the MP bus. However, the 
timeout logic is external to the state machine and can still inhibit 
, 
REPLY back to the MP. When both DIN and DOUT are negated, state 9 is 
entered. If the bus cycle terminates, then state 0 will be entered. 
However, if the transaction is a read-modify-write cycle then the 
machine will enter either state 2 or state 13 according to whether the 
state of MATCH is inactive or active, respectively. 
Implementing stuck-bit failures requires the Z80 to maintain the 
pattern in the pseudo-register even if the MP writes to that register. 
However, the Z80 must reset the extend-REPLY logic while the state 
machine is in state 9. Consequently, the Z80 must determine whether 
the cycle is a read-modify-write (RMW) cycle or not. On read cycles 
the ZBO sets STOP before resetting the stretch-REPLY flip-flop. If 
STOP ACK becomes active then the previous cycle was a simple read cycle, 
for if 164xxx was still active, STOP ACK could not go high. Otherwise, 
the cycle was a RMW cycle. States 11 and 12 are used for handshaking 
with the Z80. The delay resulting · from handshaking allows the Z80 to 
verify that a RMW cycle did occur. When the handshaking is completed, 
the machine will sequence to state 9 where it remains until the Z80 
once again resets the stretch-REPLY flip-flop . 
NOTE: 164xxx 
IS ACTIVE LOW 
ASSERT DEVEN 
(MAINTAIN IT 
UNTIL STATE 0) 
ASSERT 
QSTROBE 
ASSERT REPLY 
BACK TO MP AND 
NEGATE MB DOUT 
READ-MODIFY-WRITE PATH 
WHERE Z80 INTERVENTION 
IS NOT REQUIRED 
GENERATE NMI 
TO Z80 IF ADDRESS 
IS 164370 
READ-MODIFY-WRITE PATH 
WHERE Z80 INTERVENTION 
IS REQUIRED 
Fig. 8. State Diagram for MP to MB Controller 
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The state machine shown in Fi~ure 9 is used to implement the ZBO 
bus to MB logic. MB devices are mapped in the 1/0 space of the ZBO. 
In order to simplify the design, no timeout-detect logic was included 
for the Z80. However, 16 wait states are generated whenever the ZBO 
accesses the MB. This provides sufficient time for a valid data trans-
fer to take place. The Z80 typically acces~es the MB only to copy the 
contents of real registers into pseudo-registers at the beginning of a 
test scenario. 
NOTE: ZRD IS 
ACTIVE HIGH 
NO MB REQUEST 
NEGATE MBDIN 
AND MBDOUT 
ASSERT DEVEN 
r---- (MAINTAIN IT 
ASSERT 
MB DO UT 
UNTIL STATE 0) 
NEGATE MBDOUT 
BUT KEEP DATA 
ON BUS 
Fig. 9. State Diagram for Z80 to MB Controller 
Construct~on Details 
The MBI Simulator was originally constructed using wirewrap 
methods. The amount of logic was too much to be placed on a single 
board, so two boards were used. The microprocessor, program memory, 
scratchpad RAM, and comparator circuitry were placed on one board 
21 
(MBIS Controller) and the maintenance bus interface, bus controllers, 
and pseudo-register RAM were placed on the other board (MBI Simulator). 
A ribbon cable was used to pass signals between the boards; this elim-
inated the need to modify the system backplane when using the test 
fixture. Originally, an insufficient number of ground leads were pro-
vided in the ribbon cable between the two boards. This led to pattern-
sensitive faults on the MBI Simulator board. These problems were cor-
rected by changing the board-to-board interface to provide a ground lead 
for every signal lead and twisted-pair ribbon cable instead of standard 
ribbon cable. The MBI Simulator board had some more noise problems due 
to long lengths on some leads. More random failures occurred as a re-
sult of lead corrosion on some chips due to imperfect socket connec-
tions. These problems were eliminated by going to printed circuit 
boards and directly soldering to the board all of the critical chips. 
The schematic diagrams (including board layouts) are shown in append-
ices A and B for the MBI Simulator and MBIS Controller, respectively. 
CONCLUSION 
A major problem in developing maintenance software for the DCO 
was the lack of a reliable method of introducing arbritrary faults. The 
goal of the MBI$ project was to provide a means of reliably simulating 
arbritrary faults. Test vectors were applied which demonstrated that 
the MBI Simulator could introduce faults in a controlled manner. The 
decrease in processor throughput resulting from the elongated bus cycles 
apparently caused no inadvertent fault conditions; however, more com-
plete testing with system software would be required to verify that such 
bus-stretching causes no anomalies. 
The design was based upon the premise of using a hardware 
simulator to generate fault conditions. Further work could be done 
on a software simulator for the MP and determine the tradeoffs between 
hardware and software simulators. 
22 
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